

# **XIS Activities at MIT**

**Mark Bautz, Steve Kissel & Rick Foster**

## **Overview:**

- **CCD performance & status**
- **Sensor base status**
- **AE/TCE status**
- **Prospects for back-illumination**

# CCD Performance & Status

- CCD Inventory and Test
- CTI vs chip location on wafer
- Quantum Efficiency and Spectral Resolution
- Cosmetics: hot pixels & bad columns
- Edge glow summary (no news)
- Charge injection
- Radiation test results

# CCD Inventory: Packaged Devices at CSR

- 13 packaged devices delivered to date
- 9 devices in flight packages, from 3 wafers:
  - \* 3 from wafer 1 (~250 nm BPSG):
    - 2 for sensor base engineering tests (c5,c9)
    - 1 for edge-etch demonstration (c3)
  - \* 1 from wafer 6 (~130 nm BPSG):
    - full calibration, then used for radiation test (c1)
  - \* 5 from wafer 4 (50-75 nm BPSG):
    - 4 “flight candidates” (c3, c5, c6, c7; 2.5 calibrated to date)
    - 1 damaged during packaging (c4)

### AstroE-2 XIS CCD Log


Device Number	Date Received	Drybox Log Page	Remarks
w1.1c4	24 July 2002	1	72-pin package; water 1.1 has ~ 0.2µm BPSG remaining. Quad C dead. Trouble with CI.
w1.1c11	5 Aug 02	2	Returned to LL 5 Aug 02 "Flight-like" package, but with thin ceramic. Used for 1st successful CI testing 2 Oct 02. Re- applied to LL for CI lets there 4 Oct 02 Thin ceramic, non-flight flexprint, only quad A works. NOT FLIGHT. 9 sep 02 back to LL for repair. 23 sep 02 back to CSR, no CI cap. on flexprint quads A & C work 26 sep 02 back to LL by mistake 30 sep 02 back at CSR.
w1.6c1	23 Sep 02	4	Full flight-like package. 70nm BPSG; flight candidate.
w1.10c11	29 Oct 02	5	No charge injection; non-flight kovar package
w1.4c5	19 Nov 02	6	Flight candidate; water 4 is nominally over- thinned to ~30nm BPSG; RG short (solder on hex) repaired at LL Flight candidate; water 4 is nominally over- thinned to ~30nm BPSG. Edge glow 2Jan03; rtn to LL 8Jan03 Engineering device for heatsink qualification.
w1.4c6	22 Nov 02	7	Edge glow 2Jan03; rtn to LL 8Jan03 Engineering device for heatsink qualification.
w1.1c5	22 Nov 02	8	NR: water 1 has thick BPSG
w1.4c3	16 Dec 02	9	Flight candidate; water 4 is nominally over- thinned to ~30nm BPSG NON-FLIGHT; input register phase 2 shorted to ground, not bonded to flex; charge- injection not functional
w1.4c4	23 Dec 02	10	Flight candidate; water 4 is nominally over- thinned to ~30nm BPSG. rtn to LL to remove IG diodes 3Jan03; back from LL with no IG diodes 7Jan03 Non-flight; edge-etched.
w1.4c7	23 Dec 02	11	Non-flight; replacement for qualification model sensor base.
w1.1c3	25 Feb 03	12	
w1.1c9	27 Feb 03	13	

# CTI vs Chip Position

- XIS2 CTI is measurably higher than that of XIS1 devices:
  - $2 - 10 \times 10^{-6}$  for XIS2 vs  $< 3 \times 10^{-6}$  for XIS1
- Charge injection tests imply extra CTI due to very short-timescale trap (possibly Cu contamination?; cf Steve)
- Screening results indicate that CTI is best nearest the center of the wafer, and degrades systematically toward edge.
- On wafer 4, 3 central chips (5, 6 & 7) have CTI  $< 5 \times 10^{-6}$
- We will attempt to choose flight devices from chip positions 5, 6 & 7.

# Wafer 4 CTTI


## CCID-41 Wafer Layout



# Quantum Efficiency

- QE measured for 1 w6 and 2 w4 devices (3rd w4 in now being measured)
- QE is as expected
- BPSG is main change from XIS1
- Final BPSG thickness is 50-75 nm
- Depletion Depth  $\sim 65 \mu\text{m}$ , same as XIS1


# Relative QE: XIS2 vs XIS2



10 March 2002

mwb/sek

# Relative QE: XIS2 vs XIS1




10 March 2002


mwb/sek

# XIS2 CCD Absolute Quantum Efficiency

## Measurements & Model




# CCD QE Model Comparison: XIS2/XIS1




10 March 2002

mwb/sek



10 March 2002

mwb/sek



10 March 2002


mwb/sek

# Hot Pixels & Bad Columns

- XIS2 devices show 35-75 “hot pixels”  
(fewer at T=-70C!)
- Each hot pixel produces ~ 1 event/readout:  
**Can DE &/or telemetry accommodate these?**
- Typically ~ 50 “bad” columns; may be related to “hot pixels”
- Suggest Japanese side review raw data

# QE Non-uniformity of w1.4c7


$10^7$  5.9-keV photons



10 March 2002

mwb/sek

# QE Non-uniformity in w1.4c7




Events/col in rows 900-999

Column Number

10 March 2002

mwb/sek



## Recent Glow Example

*Associated with following:*

Specific vacuum chamber  
 Specific pump or foreline?  
 Anomalous vent precedes glow  
 Ambient conditions remove glow  
 Glow only Jan. 2003 ?

*Insensitive to following:*

CCD Type (ccid17, ccid41)  
 Electronics (ACIS-DEA, XIS)  
 Readout method  
 Temperature  
 Presence of x-rays, other sources  
 Ambient vacuum conditions  
 Power cycling  
 Glow amplitude sensitive to BJ voltage

Unable to produce glow on de-  
 mand


10 March 2002

mwb/sek

# Response to Edge Glow

- Have NOT identified cause of intermittent edge glow, but glow is probably related to saw damage.
- Have demonstrated edge-etching, originally developed for ASCA, on XIS2 CCD.
- Will package & calibrate at least 4 additional devices (from wafer 7) for use in flight sensors.
- Propose to fly only edge-etched devices.
- First edge-etched, wafer 7 device expected at CSR this week.

# Putative Edge-glow Mechanism



- Back-junction is a reverse-biased diode
- Function is to remove charge from “deep” background events
- Micro-cracks on edge of chip (from sawing) near p-n junction can produce (locally) high electric fields.
- High fields lead to impact ionization & large numbers of electrons-hole pairs.
- Some of these electron-hole pairs recombine & emit near-IR photons which are “detected” as edge-glow.
- Etching edges removes or reduces curvature in micro-cracks.

## Charge Injection Implementation



猫の皮をむく方法はたぶんがおいし

Pixel Pattern Generation Method:  
Current Default implementation  
ON/OFF By Command  
Output migrates with event list

Double Pulse Experiment:  
Technique for identifying traps  
Not easily implemented


Row Grid Experiment:  
Example of possible flight model  
Easy implementation, low impact



The 1st labor of Hercules was to slay the Nemean Lion. He flayed the creature's impenetrable skin using its own claws - thus the source of the expression "more than one way to skin a cat." The term persists to this day in a multitude of languages.

\* No actual cats were harmed in the course of these experiments.


Double Pulse at  $^{55}\text{Fe}$  Equivalent  
XIS w1.4c5 c0 col 115-145



10 March 2002

mwb/sek

# 40 MeV Proton Irradiation Pattern




Output B (c1) used for comparison

10 March 2002

mwb/sek


## XIS Charge Injection Double Pulse Experiment



2 rows of charge are placed in the image array prior to integration and readout. The amplitude of the second row may be increased due to trap filling by the leading row. This increase is measured versus row spacing (24 microsecond per row) and reveals the effective detrapping time(s).

10 March 2002


Double Pulse at  $^{55}\text{Fe}$  Equivalent  
Proton Damaged XIS w/1.6c1 c1



10 March 2002

mwb/sek


## XIS Charge Injection Row Grid Experiment



A grid of charge injected rows (spacing = 54) is placed in the image array prior to exposure and readout. The amplitude is larger than any expected x-ray charge packet.

10 March 2002


Center Pixel at Mn K $\alpha$  40 MeV Proton Damage  
XIS W1.6c1 -90° C



10 March 2002

mwb/sek

Resolution at Mn  $K\alpha$  40 MeV Proton Damage  
XIS W1.6c1 -90° C




10 March 2002

mwb/sek


mwb 8-Mar-2003 15:33

10 March 2002

mwb/sek



# AstroE2 XIS Engineering Status



AstroE2 Science Working Group Meeting

March 2003

ISAS

Rick Foster

10 March 2002


# Topics

- **Sensor Base**
  - Heatsink Assembly Redesign
    - Design Overview
    - Thermal Performance Test Results
    - Torlon standoff delamination issue
  - Sensor Base
- **Analog and Thermal Control Electronics**
  - Electrical
  - Mechanical
  - Software/Firmware
- **Programmatics**
  - Schedule

10 March 2002

Rick Foster

# XIS Sensor Base Qualification Model




10 March 2002

Rick Foster

# Sensor Base

- Engineering Unit Thermal Performance
  - Initial Thermal Performance Tests of Sensor Base with the redesigned heatsink showed excellent results.
  - Noticeable improvement over AstroE1 performance



10 March 2002

Rick Foster

# Sensor Base (Cont.)

- Torlon Standoff Configuration
  - The CCD is held in position with 3 Torlon posts bonded to a copper heatsink
  - The torlon provides structural support for the CCD and has very good thermal isolation properties
  - The adhesive bondline (Hysol EA 9394) between the bottom of the torlon standoffs and the heatsink is used to take up the machine tolerances of the standoffs and the thermal electric cooler (which is sandwiched between the CCD and the heatsink).

# Sensor Base Standoff De-lamination


- Bonding the torlon to the gold plated heatsink without delamination after exposure to thermal cycling, random vibration and shock loads has proved to be “challenging” (It is hard to glue something to gold and have it hold up under our conditions)
- A design modification has been implemented that will add a mechanically secured, epoxy filled collar to the posted after the posts are initially bonded in place.
- Since these collars are not in the thermal Path, they will have negligible effect on system thermal performance.

# Sensor Base Qual. Test Results

- In 1<sup>st</sup> sensor base qualification tests, torlon simply bonded to Au. Only normal part cleaning, no special surface treatments:
  - Result: Did not survive thermal cycling
- In 2<sup>nd</sup> sensor base qualification test, Au surface abraded before bonding:
  - Result: Survived thermal cycle & random vibration, but not shock.

# Torlon Standoff Adhesion Tests

- Decided to stop and do a series of adhesion tests before 3<sup>rd</sup> attempt to qualify sensor base.
- Surface treatments followed by thermal cycle and static load testing
- Next Sensor Base Qualification test will include surface treatment and collars.
  - Hopefully final test! Then on to flight assembly




file:///C:/Documents%20and%20Settings/RickFoster/Local%20Settings/Temporary%20Internet%20Files/OLK80/MVC-083X.JPG 3/5/2003

10 March 2002

Rick Foster


# Addition of Torlon Standoff “Collars”

Revision 1 ... Torlon Posts epoxied to Gold Plated Copper Heatsink




10 March 2002

Revision 2 ... Torlon Posts epoxied to Gold Plated Copper Heatsink with Au plated copper “Collar” fastened to heatsink and gap filled with epoxy



Rick Foster

# Collar Bottom View with epoxy fill holes



10 March 2002

Rick Foster

# Analog & Thermal Control Electronics

- Electronic Design is complete and project well into fabrication phase.
  - No component part procurement issues
  - Have had some quality problems with printed circuit board vendors.
    - One vendor closed. Fabrication of certain boards transferred to another vendor
    - Multiple coupon analysis failures from a traditionally reliable vendor have required several rebuilds of PCB by vendor
  - Reviewing several ICs for additional spot shielding, with Tantalum, to improve radiation tolerance.
- (NB: Ask Wada-san, Astro-F re DAC8800)**
- Housings fabricated, painted and inhouse awaiting PCB completion.

10 March 2002

Rick Foster

	Design	Layout	Artwork	PCB Fabrication	Assembly	Test	Conformal	System Test
Backplane	C	C	C	C				
Controller	C	C	C	C				
Analog Driver	C	C	C	C				
Video Processor	C	C	C	C				
Thermal Control	C	C	C	C				


C=completed

Boards coupon inspection in process

Remake, 1st lot failed coupon

1st article test complete.

Board coupon inspection in process






# ISAS Project Master Schedule

ASTRO-E II Master Schedule

KM200106D4-200206Z4



10 March 2002

Rick Foster

# Schedule


- Guardedly optimistic about being able to deliver the Flight Analog and Thermal Control Electronics (AE/TCE) one month early (August 2003)
  - Design and parts procurement went well.
  - Nagging quality/delivery problems with printed circuit board vendors.
- Still reviewing ability to do an early delivery of sensor bases
  - We have slowed down to investigate the standoff adhesion and detector edge glow problems.  
Heatsink qualification should be completed end March03.  
1<sup>st</sup> flight sensor base assembly should begin mid April03.
- Need to finalize the details of the Japanese engineering unit AE/TCE upgrade to support integration tests activities in Japan early this summer.
  - Plan is to bring the unit to MIT, where a new Driver Board will be put in and the backplane modified.

# Recent Developments in Back-illumination

10 March 2002

mwb/sek

Low Energy Response of BI CCD  
Normalized Histograms at 0 K $\alpha$



mwb 8-Mar-2003 15:27

10 March 2002

mwb/sek

## Chemisorption for Back-illumination

In process developed by M. Lesser of U. Arizona:

- Wafer is thinned
- Back surface is cleaned & oxidized
- Thin layer of Ag ( $\sim 1$  nm) adsorbed on back surface
- $\text{HfO}_2$  coating (5 - 50 nm) deposited over Ag
- Wafer is diced and devices packaged

# Experience with Lesser Coating Process

To date two LL CCD types (ccid20 & 21) have been treated with this process:

- Thinning & packaging steps done & LL
- Other steps done at Arizona

Lesser has “coated” BI devices for 3 NASA missions, though none of these has flown yet:

- HST ACS (GSFC: backup devices)
- KEPLER (GSFC)
- Lightning-Mapper (MSFC)

Process time (for coating) is about 1 week

Yield for coating claimed to be “very high” (> 80%)

# BI CCDs for XIS?

- MIT will deliver 4 XIS sensor bases, plus spare, with FI CCDs, per agreed schedule.
- We have sufficient parts to build 2 additional sensor bases.
- We are investigating schedule on which BI CCDs for XIS could be available.
- Would a swap of two sensor bases (BI for FI) after September be feasible?